




MARK 5A INPUT FPGA CONTROL BITS	
ADDR	TYPE
0	Read/Write
1	Read/Write
2	
3	Read Only
4	Read/Write
5	Read Only

V ↔ VLSA Mode (Ignored)
W ↔ Clock Generator Word Load Clock (M_CLK)
U ↔ Update Frequency (FD_ID)
E ↔ Reset (Initialize) Clock Generator
R ↔ Odd Rank ID Error
F ↔ RECORD Clock OFF

MODE

0100 Straight Through Mark 5P Compatibility Mode
0000 32 Track Mode
0001 64 Track Mode Multiplexed 64:32
0010 16 Track Mode De-Multiplexed 16:32
0011 8 Track Mode De-Multiplexed 8:32
1000 Test Vector Generator Mode

IOPAD16 IO[15:0]



NEROC - HAYSTACK OBSERVATORY
WESTFORD, MA 01886

**MARK 5A INPUT FPGA
PCI INTERFACE**

W. Aldrich	6/25/02	DATE	SIZE	WGL. NO.	REV.
D			D		

DATE 6-18-2003 13:49 SHEET 4 OF 4