

# DBBC3 Development Status

G. Tuccari<sup>1,2</sup>, W. Alef<sup>2</sup>, A. Bertarini<sup>2</sup>, S. Buttaccio<sup>1</sup>, S. Casey<sup>3</sup>, A. Felke<sup>2</sup>, M. Lindqvist<sup>3</sup>,  
P.R. Platania<sup>1</sup>, M. Wunderlich<sup>2</sup>

1 INAF-IRA, 2 MPIfR, 3 OSO

# The Project

- Supported by EU Radionet3
- JRA DIVA (Developments in VLBI Astronomy)
  - Task 1: 1.6 GHz to 5 GHz frontend
  - Task 2: 32 Gb/s backend
- Partners:
  - INAF – Italy
  - MPIfR - Germany
  - OSO – Sweden

**DBBC3 Project is aiming at:**

**Astronomy**

- **EVN wide-band VLBI backend**
- **EHT (Event Horizon Telescope)**

**Geodesy**


- **VGOS ultra-wide-band VLBI system**

# EVN - EHT – VGOS with DBBC3-L

## General Performance

- Number of RF/IF in one system: **std. 2 (8 for VGOS)**
- Instantaneous bandwidth each sampler: **4 GHz**
- Sampling representation: **10 bit**
- Processing capability: **std. 6 (max 24) TMACS** (multiplication-accumulation/s)
- Output: **VDIF 10GE/40GE packets, 32/64/128 Gbps**
- Observing Modes: **DDC/PFB/WB-DDC/WB-PFB/SDC**
- Compatibility with existing DBBC2 environment

# DBBC3-L Architecture for EVN and EHT



# **CURRENT STATUS**

## GCoMo (GigaConditioningModule)

Additional element to adapt the receivers

- Downconvert pre-filtered pieces of 4 GHz bandwidth
- Input range: 0,01 -16 GHz, -15 dBm nom., flat. +/- 3 dBm
- Down conversion from the flexible range: 4,1 – 16,3 GHz
- Number of channels: 2 polarization (same down-conv. LO)
- Total power detectors: 2 independent
- Power level control in agc and manual mode
- Compatibility with existing DBBC environment
- Status: **First Prototypes available**





## ADB3L - Sampler board

- 4 x 1 GHz samplers combined
- Number of IFs: **1 - 4**
- Equivalent Sample Rate: **2-4-8 GSps**
- Instantaneous bandwidth: **1-2-4 GHz**
- Sampling representation: **10 bit**
- Real/Complex Sampling
- Compatibility with existing DBBC environment

## Status ADB3L

Prototype ready debugged, final revision under construction




## CORE3L - Processing board


- Powerful FPGA (Virtex7 based)
- Number of I/O: **max 40 serial links 12.5Gbps**
- Number of Output: **max 32 serial links 11.2Gbps**
- Input Sampling Representation: **8-10 bit**
- Processing capability: **max 3 TMACS** (multiplication-accumulation per second)
- Processing capability: **DDC, PFB, WB-DDC, WB-PFB, DCS**
- Output: **VDIF 10GE packets**
- Compatibility with existing DBBC environment

# Status CORE3L


Prototype debugged, final version under construction



**EVN/EHT: Stack with 2 ADB3L and 2 CORE3L**  
**4 GHz bwd real dual polarization**







## CORE3L: Firmware

- DDC existing modes available in the DBBC2 (implemented)
- PFB existing modes available in the DBBC2 (implemented)
- SDC existing full band 0.5 – 1 GHz (implemented)
  
- WB-DDC tunable 128-64-32-16-8 MHz U&L (under way)
- WB-PFB fixed continuous 256 MHz (under way)
- SDC full band 2 – 4 GHz (under testing)




## CORE3L: 10GE Communication skills available aboard

- MK5B up to 4 Gbps (native is 2Gbps, T bit used for 16-bit frame counter)
- VDIF Single Thread up to 8Gbps/10G port
- VDIF Multiple Threads up to 8Gbps/10G port
- RAW (no headers) up to 8Gbps/10G port
- Threads can be fed by a selection of data channels eventually corner-turned
- The 10G Ethernet ports are independent in the destination address in VDIF-ST and MK5B
- The 10G Ethernet ports in multi-thread mode support an independent block of destination addresses coupled with the thread content selection
- Decimation and bit-mask selectable

# FILA40G Architecture for 32 Gbps

- 2 x Intel Xeon E5-2670
  - 8 core 2.60 GHz
- 8 x 8GB DDR3 1600
- 8 Onboard SAS2 ports
- 4 free PCI 3.0 x8 slots
  - To be used to add extra SAS2/3 ports



## FILA40G General Key features

- 4 (8) x 10GE Inputs
- 1 (2) x 40GE Output
- Optional disk storage
  - Expected to record at 32Gbps sustained
  - Compatibility with Mark6 disk packs/chassis being investigated
- Stream aggregation
- Format conversion/VDIF threading
- Packet filtering
- Pulsar gating
- Timekeeping via NTP and/or GPS module
  - Propagates UTC to other connected devices via DBBC Local Network (DLN)

# Status FILA40G 3 systems assembled + 40G Protocol Analyzer available (MPI)



## **TEST AND OBSERVATIONS**

- **Zero baseline tests in the lab planned before the end of 2014 in Bonn with 2 and 4 GHz bandwidth**
- **On-field VLBI test at 4 GHz bandwidth planned in the first months of 2015 between Noto-Effelsberg-Onsala at 22 GHz**

**THANKS! QUESTIONS?**